3arn0wl@lemmy.world to

RISC-V@lemmy.ml · 8 months ago

RISC-V + CHERI

www.electronicsweekly.com

3

7

RISC-V + CHERI

www.electronicsweekly.com

3arn0wl@lemmy.world to

RISC-V@lemmy.ml · 8 months ago

3

You’re safe with CHERI

www.electronicsweekly.com

Codasip, the RISC-V Custom Compute specialist, has announced the first commercial implementation of CHERI (Capability Hardware Enhanced RISC Instructions

Chat

uis@lemmy.world
link
fedilink
arrow-up
1·
8 months ago
Wow. I remember seeing something like this in description of ELBRUS architecture.

RISC-V@lemmy.ml

You are not logged in. However you can subscribe from another Fediverse account, for example Lemmy or Mastodon. To do this, paste the following into the search field of your instance: [email protected]

RISC-V (pronounced “risk-five”) is a license-free, modular, extensible instruction set architecture (ISA).

Youtube | Twitter

Other RISC-V communities on Lemmy

Visibility: Public

This community can be federated to other instances and be posted/commented in by their users.

24 users / day
52 users / week
184 users / month
386 users / 6 months
7 local subscribers
774 subscribers
158 Posts
142 Comments
Modlog

mods:
testman@lemmy.ml